Timing closure - PDFSEARCH.IO - Document Search Engine

Timing closure
Results: 48

#	Item
11	Datasheet IC Compiler Comprehensive Place and Route System Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-03-05 12:15:39 Integrated circuits Electronic design Digital electronics Signoff Timing closure Physical design Design closure Integrated circuit design Compiler Electronic engineering Electronic design automation Electronics
12	Datasheet IC Compiler II The Leader in Place and Route - Now With the Power of 10X `` Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-18 15:15:28 Electronic design Compiler construction Integrated circuits Physical design Timing closure Compiler Signoff Integrated circuit design Design closure Electronic engineering Electronics Electronic design automation
13	Datasheet Synplify Premier Fast, Reliable FPGA Implementation and Debug Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-04-17 18:15:23 Electronic design Integrated circuits Fabless semiconductor companies Field-programmable gate array Logic synthesis High-level synthesis Timing closure Altera Integrated circuit design Electronic engineering Electronics Electronic design automation
14	Hierarchical Timing Analysis: Pros, Cons, and a New Approach By Pawan Gandhi, Naresh Kumar, Oleg Levitsky, Sharad Mehrotra, Ed Martinage, Brandon Bautz, Venkat Thanvantri, Prashant Sethia, and Ruben Molina, Cadence Desig Add to Reading List Source URL: www.cadence.com Language: English - Date: 2014-04-14 13:21:14 Integrated circuits Electronic design Signoff Timing closure Interface Logic Model Physical design Application-specific integrated circuit Static timing analysis Integrated circuit design Electronic engineering Electronics Electronic design automation
15	How to Achieve 10X Faster Power Integrity Analysis and Signoff By Jerry Zhao, Product Director, Cadence In our mobile computing era, system-on-chip (SoC) design has become much more complex, with challenges from complex Add to Reading List Source URL: www.cadence.com Language: English - Date: 2013-11-12 08:14:34 Integrated circuits Digital electronics Signoff Design closure Timing closure Power network design Integrated circuit design Application-specific integrated circuit Design rule checking Electronic engineering Electronic design automation Electronic design
16	Pushing the Performance Boundaries of ARM Cortex-M Processors for Future Embedded Design By Ravi Andrew and Madhuparna Datta, Cadence Design Systems One of the toughest challenges in the implementation of any processors Add to Reading List Source URL: www.cadence.com Language: English - Date: 2014-10-22 13:27:53 Integrated circuits Placement Physical design Timing closure Power optimization Integrated circuit design Standard cell ARM architecture Cadence Design Systems Electronic engineering Electronics Electronic design automation
17	1 Scalable Min-Register Retiming Under Timing and Initializability Constraints Aaron P. Hurst, Alan Mishchenko, and Robert K. Brayton University of California, Berkeley Add to Reading List Source URL: www.bvsrc.org Language: English - Date: 2008-04-03 12:04:29 Formal methods Mathematics Network flow Retiming Electronic design automation Electronic design Maximum flow problem Design closure Clock skew Electronic engineering Operations research Electronics
18	Datasheet PrimeTime Golden Timing Signoff Solution and Environment Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-18 15:15:31 Signal integrity Design closure Static timing analysis Timing closure Delay calculation Application-specific integrated circuit Design flow Clock distribution network Parasitic extraction Electronic engineering Electronic design automation Signoff
19	White Paper Boosting Designer Productivity by Using Look-ahead Constraint Analysis Technology August 2010 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:32:48 Electronic design Signoff Timing closure Debugging Integrated circuit design Application-specific integrated circuit Static timing analysis Design closure Electronic engineering Electronics Integrated circuits
20	White Paper Static Timing Verification of Custom Blocks Using Synopsys’ NanoTime Tool ® Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:32:49 Electronic design Logic design Static timing analysis Logic simulation Signal integrity Design closure Timing closure Synopsys Flip-flop Electronic engineering Digital electronics Electronic design automation